Electrical Test Method for Interconnect Open Defects in 3D ICs
نویسندگان
چکیده
منابع مشابه
A Built-in Test Circuit for Electrical Interconnect Testing of Open Defects in Assembled PCBs
In this paper, a built-in test circuit for an electrical interconnect test method is proposed to detect an open defect occurring at an interconnect between an IC and a printed circuit board. The test method is based on measuring the supply current of an inverter gate in the test circuit. A time-varying signal is provided to an interconnect as a test signal by the built-in test circuit. In this ...
متن کاملEvaluation Procedures for Wafer Bonding and Thinning of Interconnect Test Structures for 3D ICs
Electrical and mechanical impacts of wafer bonding and thinning processes required for threedimensional (3D) IC fabrication have been evaluated with interconnect structures. In addition to the bonding and thinning required for a two-level 3D IC stack, an additional bonding and thinning process is used along with dielectric glue ashing to expose the previously tested interconnect structures. Thi...
متن کاملELECTRICAL INTERCONNECT AND MICROFLUIDIC COOLING WITHIN 3D ICs AND SILICON INTERPOSER
Heat dissipation is a significant challenge for threedimensional integrated circuits (3D IC) due to the lack of heat removal paths and increased power density. In this paper, a 3D IC system with an embedded microfluidic cooling heat sink (MFHS) is presented. In the proposed 3D IC system, high power tiers contain embedded MFHS and high-aspect ratio (23:1) through-silicon-vias (TSVs) routed throu...
متن کاملTest-Architecture Optimization for 3D Stacked ICs
TSV-based 3D-SICs significantly impact core-based systemon-chip (SOC) design. Testing of core-based dies in 3D-SICs introduces new challenges [1], [2]. In order to test the dies in a stack, the embedded cores, and the TSVs, a test access mechanism (TAM) must be included on the die to transport test data to the cores, and a 3D TAM is needed to transfer test data to the die from the stack input/o...
متن کاملDiagnosis of open defects in FPGA interconnect
In this paper, we present coarse-grain and fine-grain diagnosis techniques to identify a faulty element in FPGA interconnects. The fault model we use is stuck-open and resistive-open for interconnects. The presented technique requires only a small number of configurations while offering high resolution diagnosis. We implemented this technique on real FPGA chips and verified it using fault emula...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Transactions of The Japan Institute of Electronics Packaging
سال: 2012
ISSN: 1883-3365,1884-8028
DOI: 10.5104/jiepeng.5.26